


- Fully compliant with ETSI EN 302 307-1, ETSI EN 302 307-2, ETSI EN 301 210 and ETSI EN 300 421.
- Optional integrated DVB-S/DSNG channel decoder.
- Optional DVB-S2X Annex-M support.
- Optional DVB-DSNG support.
- Optional DVB-S2 support for CCM, VCM and ACM configurations of ETSI EN 302 307-1.
- Optional DVB-S2X support for CCM, VCM and ACM configurations of ETSI EN 302 307-2.
- Automatic DVB-S/DSNG/S2/S2X search acquisition.
- Support for an arbitrary range of symbol rates up to 40% of the master clock frequency.
- Digital decimation and channel filters reject up to +10dBc of adjacent channel interference.
- Fully-digital carrier and clock recovery circuits eliminate the need for an external VCXO.
- Baseband I/Q radio interface incorporating compensation for DC offset and quadrature imbalances.
- Integrated, high-performance pi/2-BPSK DVB-S2 / -S2X demodulator and Reed Muller FEC decoder for Frame Header processing (PLSCODE).
- DVB-S2 / -S2X frame-by-frame selection of frame size, FEC code rate and modulation format (QPSK, 8PSK, 16APSK, 32APSK, 64APSK, 128APSK and 256APSK).
- DVB-S2 / -S2X pilot-assisted carrier tracking ensures robust performance in the presence of high levels of phase noise.
- DVB-S2 / -S2X physical layer sync acquisition and maintenance at -2dB SNR (E_s/N_0).
- DVB-S2 / -S2X compatible with leading LDPC FEC decoder solutions.
- Supplied as a protected bitstream or netlist (Megacore® for Altera® FPGA targets).




Contact information

Commsonic Ltd.
 St. Johns Innovation Centre
 Cowley Road
 Cambridge
 CB4 0WS
 England

www.commsonic.com
info@commsonic.com
 tel. +44 1223 421845
 fax +44 1223 421845

Block Diagram



Detailed Description

The Commsonic CMS0059 Satellite Demodulator is a high-performance (A)PSK demodulator core intended for DVB-S, DVB-DSNG, DVB-S2 and DVB-S2X forward link applications.

The DVB-S and DVB-DSNG “plug-in”s provide soft-constellation outputs together with recovered QAM information suitable for decoding by the integrated DVB-S/DSNG FEC decoder. The recovered TS output stream is smoothed before being output from the core.

The DVB-S2 and DVB-S2X demodulator “plug-ins” are compatible with the ACM, VCM and CCM configurations of the DVB-S2 and DVB-S2X Standards and is therefore suitable for the reception of DVB broadcast, DSNG, professional and broadband interactive services. The DVB-S2 and DVB-S2X demodulator plug-ins provide soft-constellation outputs together with DVB-S2/DVB-S2X physical-layer information suitable for decode by a 3rd party DVB-S2 FEC (BCH/LDPC) decoder.

Optional DVB-S2X Annex-M timeslicing acquisition and header decoding.

Operating symbol rate is programmed from a register and extends from approximately 40% of the master clock frequency down to an arbitrary low rate that is set through synthesis options. The range would normally be dictated by the application and, in

particular, the phase noise characteristics of the radio system.

Carrier acquisition is performed in several stages starting with a coarse, stepped search. The search range and step size are programmed through registers and can be set to accommodate an arbitrary offset (within the sample rate bandwidth).

Constellation symbols are output as soft decisions after descrambling and the recovery of carrier phase, symbol timing and gain.

The CMS0059 is provided with a baseband I/Q radio interface compatible with zero-IF and near-zero-IF tuner modules. The interface performs automatic compensation of DC offsets and quadrature imbalances (phase and amplitude).

Tuner Rx gain control is provided through PDM or parallel gain value outputs. Further stages of gain control are implemented digitally within the demodulator.

The Decimation Filter stage suppresses wideband interference and restricts the sample rate bandwidth prior to matched (RRC) channel filtering and timing recovery. The combined response of the Decimation and Channel Filters allows the CMS0059 to tolerate up to +10dBc of adjacent channel interference at any supported symbol rate.

Detail Description (Cont'd)

DVB-S/DSNG Demodulation

A single processor at the output of the Channel Filter handles the DVB-S/DSNG demodulation functions – primarily carrier and phase recovery.

The carrier-recovery block corrects the phase and frequency offsets for QPSK, 8-PSK or 16-QAM constellations before delivering soft outputs symbols (unsliced constellation samples) for either external decoding, or to the integrated FEC decoder.

DVB-S2 / DVB-S2X Demodulation

Three dedicated processors at the output of the Channel Filter handle the DVB-S2 and DVB-S2X specific demodulation functions:

Sync Processor. This is responsible for the recovery of initial Physical Layer (PL) frame synchronisation from the Start of Frame (SOF) sequence in each PL Header.

Header Processor. This is responsible for configuring the Payload Processor according to the received MODCOD/PLSCODE field. The arrival of a SOF sequence triggers the (BPSK) demodulation and decoding of the PL Header.

The MODCOD/PLSCODE field defines the modulation format, FEC code rate and size of the frame payload.

Payload Processor. This delivers soft output symbols (unsliced constellation samples) to a separate LDPC Decoder after carrier phase correction, gain normalisation and physical layer descrambling.

Register Configuration

Static configuration and status monitoring is performed through a bank of registers. This would typically be driven from a processor interface connected to a CPU that is embedded on the same device or located off-chip.

Parameters accessible through this interface include:

- Nominal symbol and input carrier frequencies;
- Window and step sizes for the coarse carrier search;
- AGC and PLL configuration and status;
- Estimated signal-to-noise ratio (CNIR).

Important synchronisation events such as the acquisition of symbol timing lock or PL frame sync are signalled through the SyncEvents output. Some or all of these signals would typically be connected to the processor interface as sources of interrupt but might otherwise be polled as status indicators.

The Channel and Decimation Filters use hard-wired FIR filter coefficients that are generated during synthesis. FPGA platforms employing more than one Channel Filter configuration would normally store a different netlist for each filter used.

The option of programmable coefficients is available for ASIC and high-end FPGA platforms that have adequate (multiplier) resources.

Full details of the register interface are provided in the CMS0059 IP Guide document.

Principle I/O Description


Register Bus Interface	
reg_address[]	Register address select input.
reg_chip_en	Block select input for the CMS0059 register bank.
reg_wr_en	Write Enable Input for block registers.
reg_wr_data[]	32-bit Write data input.
reg_rd_data[]	32-bit Read data output.
reg_irq	Core Interrupt.
Radio Interface	
adc_in_i / adc_in_q[9:0]	Complex receive samples at the core master clock frequency. Typically 8-10bits depending upon the tuner filter specification and adjacent channel requirements.
pwm_output	Tuner receive gain control. Typically a single-bit PDM signal but can be configured as a parallel output.
Demodulator Output Interface	
soft_data_i/q[9:0]	Recovered constellation sequence after carrier phase, symbol timing and gain correction. Typically applied as soft input data to a downstream decoder.
sym_clock_en	Qualifier for the samples delivered from the <i>soft_data_i/q</i> and <i>payload_data_i/q</i> outputs. The average rate is equivalent to the received symbol rate.
DVB-S2 Output Interface	
payload_data_i/q[9:0]	Payload recovered constellation sequence after carrier phase, symbol timing, gain correction and de-framing. Typically applied as soft input data to a downstream LDPC decoder.
frame_start	Marks the first symbol of a new frame of soft data on <i>payload_data_i/q</i> . This is used by the LDPC Decoder to synchronise the processing of the frame of payload symbols delivered on <i>payload_data_i/q</i> . May also be used within ACM terminals for the synchronisation of a local Network Clock Reference (NCR).
mod_cod[4:0]	Decoded payload frame format (MODCOD) from the PL header – defines modulation scheme and FEC code rate on a frame-by-frame basis. Used to configure the LDPC decoder prior to processing the latest payload sequence from <i>payload_data_i/q</i> .
short_frame	Set high to indicate the delivery of a short frame (16200 bits) from <i>payload_data_i/q</i> and low to indicate a normal frame (64800 bits).
PilotEna	Set high to indicate the delivery of a frame containing pilots from <i>payload_data_i/q</i> and low to indicate a frame without pilots.
payload_clk	Gated payload clock-enable. Can be used to synchronise transfers over the demodulator/decoder interface.

Principle I/O Description (Cont'd)


Others	
clock	Master clock input at a rate not less than 2.5x the maximum operational symbol rate.
reset_n	Asynchronous active-low reset input.
debug_data[31:0]	Complex debug data bus providing status and constellation information from various internal test points within the demodulation chain.
debug_valid	Active-high clock-enable indicating that <i>debug_data</i> should be sampled.

Timing Diagrams

Radio Interface:



DVB-S2 Demodulator/LDPC Decoder Interface:



Timing at start of frame[M]
 (N dependent upon frame size and modulation scheme)


Register Interface

A simple 32-bit register-programming interface is provided. The register core is intended to be interfaced to whatever host interface is appropriate for the application (e.g. I²C, 8-bit, big-endian, little-endian, etc). The register-core can be interface


directly with the Altera SOPC/QSYS builder via the Avalon bus using a zero wait-state configuration.

An active-high interrupt line is also available.

Register read access:





Register write access:




Altera® Megacore®




The Satellite Demodulator core provides a number of parameters that can be modified to provide an optimal solution for the targeted technology and/or application. These parameters are available for synthesis time modification using the Megawizard tool within the Altera® Quartus® II software.



EXAMPLE APPLICATIONS



EVALUATION



About Commsonic:

Commsonic is an IP and design services company that specialises in the development of ASIC, FPGA, DSP and board-level sub-systems for applications in wireless and wireline communications.

Our expertise is primarily in the gate- and power-efficient implementation of physical-layer (PHY) functions such as modulation, demodulation and channel coding, but we have extensive experience with all of the major elements of a modern baseband 'core' including medium access control (MAC), voiceband DSP, mixed-signal interfaces and embedded CPU and software.

Our services are available on a turn-key basis but they are usually provided as part of a support package attached to members of our expanding family of licensable IP cores.

Commsonic's IP spans the major Standards for cable, satellite and terrestrial digital TV transmission and includes high-performance, adaptable, single-carrier (QAM) and multi-carrier (COFDM) modulator and demodulator solutions for DVB-S/DSNG/S2/S2X, DVB-CID, DVB-C/J.83/A/B/C, ATSC 8-VSB, ISDB-T and DVB-T/H/T2.

Commsonic's customers are typically semiconductor vendors and manufacturers of broadband transceiver equipment that demand leading-edge Standards-based or proprietary PHY solutions but don't have the internal resources necessary to get their products to market soon enough.

Commsonic Ltd.
St. Johns Innovation Centre
Cowley Road
Cambridge
CB4 0WS
England

www.commsonic.com
info@commsonic.com
tel. +44 1223 421845
fax +44 1223 421845